5

Abstract of the Disclosure

A PMOS transistor is formed in a CMOS integrated circuit, having a Si₁. "Ge./Si heterojunction between the channel region and the substrate. The method is applicable to large volume CMOS IC fabrication. Germanium is implanted into a silicon substrate, through a gate oxide layer. The substrate is then annealed in a low temperature furnace, to form Si_{1-x}Ge_x in the channel region.

"Express Mail"	mailing	label no. EM	0504	683	1403
			10 1/	201	

Date of Deposit: <u>SEPTEMBER</u> 18, 1996

I hereby certify that this paper or fee is being deposited with the United States Postal Service as "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231.

"Express Mail" mailing label number: EM 000820751 US I hereby lerify that this paper or fee is being deposited with the United States Postal Service Express Mail Post Office to Addressee' service and all 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents addresser, to the Assistant Commissioner for Patents, Washington, S.C. 20231 Printed Name: Signature: